Hardware/SEEPROM
Jump to navigation
Jump to search
General
The Latte package contains a 93C66 (or similar) SPI EEPROM, organized as 256 16-bit words, making it twice the size of the EEPROM found in the Wii's Hollywood package. It is accessed by twiddling some of the Starbuck GPIO lines in the exact same way as it was done on the Wii's Starlet GPIO lines.
Contents
Most of the data here is written once at the factory and never changed, but some fields are updated fairly frequently:
Offset (word index * 2) | Size | Description |
---|---|---|
0x000 (0x00 * 2) | 0x12 bytes | Empty |
0x012 (0x09 * 2) | 0x08 bytes | SEEPROM RNG seed
This seed is incremented every time IOS-CRYPTO starts. It is also combined with the OTP's RNG key and the OTP's RNG seed to setup the IOS-CRYPTO RNG functions. |
0x01A (0x0D * 2) | 0x06 bytes | Empty |
0x020 (0x10 * 2) | 0x04 bytes | PPC PVR
Should always be 0x70010201. |
0x024 (0x12 * 2) | 0x06 bytes | SEEPROM version name string |
0x02A (0x15 * 2) | 0x02 bytes | SEEPROM version code |
0x02C (0x16 * 2) | 0x02 bytes | OTP version code |
0x02E (0x17 * 2) | 0x02 bytes | OTP revision code |
0x030 (0x18 * 2) | 0x08 bytes | OTP version name string |
0x038 (0x1C * 2) | 0x04 bytes | BoardConfig struct's CRC32 |
0x03C (0x1E * 2) | 0x02 bytes | BoardConfig struct's available size |
0x03E (0x1F * 2) | 0x02 bytes | BoardConfig library version |
0x040 (0x20 * 2) | 0x02 bytes | BoardConfig author
0x404D: @M (Atmel?) |
0x042 (0x21 * 2) | 0x02 bytes | BoardConfig boardType
0x4346: CF (CAFE: Retail/Kiosk) 0x4354: CT (CAT: Devkit) 0x4556: EV (EV: Evaluation board) 0x4944: ID (WUIH_DEV?) 0x4948: IH (WUIH?) |
0x044 (0x22 * 2) | 0x02 bytes | BoardConfig boardRevision |
0x046 (0x23 * 2) | 0x02 bytes | BoardConfig bootSource
0x4E31: N1 (NAND?) 0x5333: S3 (SDIO?) |
0x048 (0x24 * 2) | 0x02 bytes | BoardConfig ddr3Size |
0x04A (0x25 * 2) | 0x02 bytes | BoardConfig ddr3Speed |
0x04C (0x26 * 2) | 0x02 bytes | BoardConfig ppcClockMultiplier |
0x04E (0x27 * 2) | 0x02 bytes | BoardConfig iopClockMultiplier |
0x050 (0x28 * 2) | 0x02 bytes | BoardConfig video1080p |
0x052 (0x29 * 2) | 0x02 bytes | BoardConfig ddr3Vendor
0x5521: U! (Micron?) |
0x054 (0x2A * 2) | 0x02 bytes | BoardConfig movPassiveReset |
0x056 (0x2B * 2) | 0x02 bytes | BoardConfig sysPllSpeed |
0x058 (0x2C * 2) | 0x02 bytes | BoardConfig sataDevice
0x0001: Default 0x0002: No device 0x0003: ROM drive (Retail) 0x0004: R drive (Test/Kiosk CAT-I) 0x0005: MION (Debug) 0x0006: SES (Kiosk CAT-SES) 0x0007: GEN2-HDD (Kiosk CAT-I with HDD) 0x0008: GEN1-HDD (Kiosk CAT-I with HDD) |
0x05A (0x2D * 2) | 0x02 bytes | BoardConfig consoleType
0x0001: WUP (Retail) 0x0002: CAT-R (Test) 0x0003: CAT-DEV (Debug) 0x0004: EV board 0x0005: Promotion (Kiosk CAT-I/CAT-SES) 0x0006: OrchestraX 0x0007: WUIH 0x0008: WUIH_DEV 0x0009: CAT_DEV_WUIH |
0x05C (0x2E * 2) | 0x04 bytes | BoardConfig devicePresence
Always 0x00000000 in retail/kiosk units. |
0x060 (0x30 * 2) | 0x20 bytes | Reserved for BoardConfig |
0x080 (0x40 * 2) | 0x10 bytes | Wii U drive key
Check Drive Key's Status Flag. Decrypt with Wii U SEEPROM Key if needed. |
0x090 (0x48 * 2) | 0x10 bytes | Wii U factory key
This key is cleared by IOS-MCP at factory. |
0x0A0 (0x50 * 2) | 0x10 bytes | Wii U SHDD key |
0x0B0 (0x58 * 2) | 0x10 bytes | Wii U USB key seed
This seed is encrypted with a key from OTP then used to set the /dev/crypto USB key. The first 0x04 bytes of this key must match the Wii U NG ID. |
0x0C0 (0x60 * 2) | 0x02 bytes | Drive key's status Flag
If the flag is 0xFFFF, the drive key is set and encrypted with the Wii U SEEPROM key. If the flag is 0x0000, the drive key is set and in plain form. |
0x0C2 (0x61 * 2) | 0x02 bytes | USB key seed's status flag |
0x0C4 (0x62 * 2) | 0x02 bytes | SHDD key's status flag
If the flag is 0xFFFF, the SHDD key is set and encrypted with a key from OTP. If the flag is 0x0000, the SHDD key is not set. |
0x0C6 (0x63 * 2) | 0x6A bytes | Empty |
0x130 (0x98 * 2) | 0x04 bytes | Unknown |
0x134 (0x9A * 2) | 0x02 bytes | Unknown |
0x136 (0x9B * 2) | 0x02 bytes | Unknown |
0x138 (0x9C * 2) | 0x08 bytes | Empty |
0x140 (0xA0 * 2) | 0x04 bytes | slc:sys_prod.product_area |
0x144 (0xA2 * 2) | 0x02 bytes | slc:sys_prod.eeprom_version |
0x146 (0xA3 * 2) | 0x02 bytes | Unknown |
0x148 (0xA4 * 2) | 0x04 bytes | slc:sys_prod.game_region |
0x14C (0xA6 * 2) | 0x04 bytes | Unknown |
0x150 (0xA8 * 2) | 0x04 bytes | slc:sys_prod.ntsc_pal |
0x154 (0xAA * 2) | 0x02 bytes | slc:sys_prod.5ghz_country_code (first and second bytes) |
0x156 (0xAB * 2) | 0x02 bytes | slc:sys_prod.5ghz_country_code (third byte) and slc:sys_prod.5ghz_country_code_revision (one byte) |
0x158 (0xAC * 2) | 0x08 bytes | slc:sys_prod.code_id |
0x160 (0xB0 * 2) | 0x0C bytes | slc:sys_prod.serial_id |
0x16C (0xB6 * 2) | 0x04 bytes | Unknown |
0x170 (0xB8 * 2) | 0x10 bytes | slc:sys_prod.model_number |
0x180 (0xC0 * 2) | 0x02 bytes | Unknown |
0x182 (0xC1 * 2) | 0x02 bytes | Unknown |
0x184 (0xC2 * 2) | 0x02 bytes | Unknown |
0x186 (0xC3 * 2) | 0x02 bytes | Unknown |
0x188 (0xC4 * 2) | 0x02 bytes | Production date (year) |
0x18A (0xC5 * 2) | 0x02 bytes | Production date (month and day) |
0x18C (0xC6 * 2) | 0x02 bytes | Production date (hour and minute) |
0x18E (0xC7 * 2) | 0x04 bytes | CRC32 of the last 0x0E bytes |
0x192 (0xC9 * 2) | 0x02 bytes | 0xAA55 marker |
0x194 (0xCA * 2) | 0x02 bytes | Unknown |
0x196 (0xCB * 2) | 0x02 bytes | Unknown |
0x198 (0xCC * 2) | 0x02 bytes | Unknown |
0x19A (0xCD * 2) | 0x04 bytes | Empty |
0x19E (0xCF * 2) | 0x04 bytes | Unknown |
0x1A2 (0xD1 * 2) | 0x02 bytes | 0xBB66 marker |
0x1A4 (0xD2 * 2) | 0x02 bytes | Unknown |
0x1A6 (0xD3 * 2) | 0x02 bytes | Unknown |
0x1A8 (0xD4 * 2) | 0x08 bytes | Unknown string |
0x1B0 (0xD8 * 2) | 0x02 bytes | Unknown |
0x1B2 (0xD9 * 2) | 0x02 bytes | Unknown |
0x1B4 (0xDA * 2) | 0x08 bytes | Empty |
0x1BC (0xDE * 2) | 0x04 bytes | Unknown |
0x1C0 (0xE0 * 2) | 0x10 bytes | Boot parameters (encrypted with Wii U SEEPROM key)
Structure containing parameters for boot0: - 0x1C0 to 0x1C2 (0x02 bytes): CPU control flags. - Bits 0-9 set the CPU speed in MHz used for delay calculations. - Bits 10-14 set a delay before checking if the SD boot combo has been pressed. - Bit 15 causes 0x3 to be written to LT_IOP2X which increases the ARM CPU clock multiplier. - 0x1C2 to 0x1C4 (0x02 bytes): NAND and SD control flags. - Bits 0-7 supply a custom value for the SD card clock divider. - Bits 8-9 set a delay before initializing the SD host controller. - Bit 10 enables SD card 4-bit bus through CMD55 (SD_APP_CMD) and CMD6 (SD_APP_SET_BUS_WIDTH). - Bit 11 enables using a supplied custom value for the SD card clock divider. - Bit 13 enables using a supplied custom value for overwriting NAND_BANK. - Bit 14 enables using a supplied custom value for overwriting NAND_CONFIG. - Bit 15 forces NAND to validate ECC data. - 0x1C4 to 0x1C8 (0x04 bytes): Custom value for NAND_CONFIG (optional). - 0x1C8 to 0x1CC (0x04 bytes): Custom value for NAND_BANK (optional). - 0x1CC to 0x1D0 (0x04 bytes): CRC32 of data from 0x1C0 to 0x1CC. |
0x1D0 (0xE8 * 2) | 0x10 bytes | Boot parameters (encrypted with Wii U SEEPROM key)
Structure containing parameters for boot0: - 0x1D0 to 0x1D2 (0x02 bytes): boot1 version. - 0x1D2 to 0x1D4 (0x02 bytes): boot1 NAND sector in units of 0x40 pages. Default: 0x1000 => 0x40000 pages = NAND bank 1, byte offset 0x0. - 0x1D4 to 0x1DC (0x08 bytes): Empty. - 0x1DC to 0x1E0 (0x04 bytes): CRC32 of data from 0x1D0 to 0x1DC. |
0x1E0 (0xF0 * 2) | 0x10 bytes | Boot parameters (encrypted with Wii U SEEPROM key)
Structure containing parameters for boot0: - 0x1E0 to 0x1E2 (0x02 bytes): boot1 copy version. - 0x1E2 to 0x1E4 (0x02 bytes): boot1 copy NAND sector in units of 0x40 pages. Default: 0x1001 => 0x40040 pages = NAND bank 1, byte offset 0x21000. - 0x1E4 to 0x1EC (0x08 bytes): Empty. - 0x1EC to 0x1F0 (0x04 bytes): CRC32 of data from 0x1E0 to 0x1EC. |
0x1F0 (0xF8 * 2) | 0x10 bytes | Empty |