Difference between revisions of "Hardware/SATA controller"

From WiiUBrew
Jump to navigation Jump to search
m (Fix bad "None" in Infobox MMIO)
(Basic SATA controller research.)
Line 8: Line 8:
 
}}
 
}}
  
== Register List ==
+
The Wii U has a standard AHCI 1.2 SATA controller onboard. It identifies as having two ports (0 and 1) running at 3Gbps. In retail systems, the disc drive is connected to port 0; while port 1 is disconnected. Unused code in IOS-BSP
  
== Register Details ==
+
In terms of hardware registers; the controller lines up with the specification starting at address 0x0D160400; that is; the first Generic Host Control register (Host Capabilities) resides at 0x0D160400. On a retail console, this register reads out 0x7720FF81.
 +
 
 +
== See Also ==
 +
[https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/serial-ata-ahci-tech-proposal-rev1_3_1.pdf AHCI spec]

Revision as of 11:13, 14 October 2017

SATA controller
Access
EspressoNone
StarbuckFull
Registers
Base0x0d160000
Length0x10000
Access size32 bits
Byte orderBig Endian
IRQs
Espresso???
Latte???
This box: view  talk  edit

The Wii U has a standard AHCI 1.2 SATA controller onboard. It identifies as having two ports (0 and 1) running at 3Gbps. In retail systems, the disc drive is connected to port 0; while port 1 is disconnected. Unused code in IOS-BSP

In terms of hardware registers; the controller lines up with the specification starting at address 0x0D160400; that is; the first Generic Host Control register (Host Capabilities) resides at 0x0D160400. On a retail console, this register reads out 0x7720FF81.

See Also

AHCI spec