Hardware/DSP: Difference between revisions
< Hardware
DSP page with IRQ sources |
|||
| Line 9: | Line 9: | ||
{| style="border: 1px solid #bbb; border-collapse: collapse; background-color: #eef; padding: 0.2em 0.2em 0.2em 0.2em;" border="1" cellpadding="2" | {| style="border: 1px solid #bbb; border-collapse: collapse; background-color: #eef; padding: 0.2em 0.2em 0.2em 0.2em;" border="1" cellpadding="2" | ||
|- style="background-color: #ddd;" | |- style="background-color: #ddd;" | ||
! | ! Bit | ||
! Group | ! Group | ||
! Description | ! Description | ||
|- | |- | ||
| 0-2 || ALL || Reserved | | 0 || ALL || Reserved | ||
|- | |||
| 1 || ALL || Reserved | |||
|- | |||
| 2 || ALL || Reserved | |||
|- | |- | ||
| 3 || ALL || DSP_AI | | 3 || ALL || DSP_AI | ||
| Line 25: | Line 29: | ||
| 7 || ALL || DSP_DSP | | 7 || ALL || DSP_DSP | ||
|- | |- | ||
| 8-11 || ALL || Reserved | | 8 || ALL || Reserved | ||
|- | |||
| 9 || ALL || Reserved | |||
|- | |||
| 10 || ALL || Reserved | |||
|- | |||
| 11 || ALL || Reserved | |||
|- | |- | ||
| 12 || LATTE || DSP_AI2 | | 12 || LATTE || DSP_AI2 | ||
|- | |- | ||
| 13-31 || LATTE || Reserved | | 13 || LATTE || Reserved | ||
|- | |||
| 14 || LATTE || Reserved | |||
|- | |||
| 15 || LATTE || Reserved | |||
|- | |||
| 16 || LATTE || Reserved | |||
|- | |||
| 17 || LATTE || Reserved | |||
|- | |||
| 18 || LATTE || Reserved | |||
|- | |||
| 19 || LATTE || Reserved | |||
|- | |||
| 20 || LATTE || Reserved | |||
|- | |||
| 21 || LATTE || Reserved | |||
|- | |||
| 22 || LATTE || Reserved | |||
|- | |||
| 23 || LATTE || Reserved | |||
|- | |||
| 24 || LATTE || Reserved | |||
|- | |||
| 25 || LATTE || Reserved | |||
|- | |||
| 26 || LATTE || Reserved | |||
|- | |||
| 27 || LATTE || Reserved | |||
|- | |||
| 28 || LATTE || Reserved | |||
|- | |||
| 29 || LATTE || Reserved | |||
|- | |||
| 30 || LATTE || Reserved | |||
|- | |||
| 31 || LATTE || Reserved | |||
|} | |} | ||
Revision as of 21:53, 17 May 2023
| DSP | |
| Access | |
|---|---|
| Espresso | Full |
| Starbuck | None |
| Registers | |
| Base | 0x0c280000 |
| Length | 0x20000 |
| Access size | 32 bits |
| Byte order | Big Endian |
IRQ Sources
| Bit | Group | Description |
|---|---|---|
| 0 | ALL | Reserved |
| 1 | ALL | Reserved |
| 2 | ALL | Reserved |
| 3 | ALL | DSP_AI |
| 4 | ALL | Reserved |
| 5 | ALL | DSP_ACC |
| 6 | ALL | Reserved |
| 7 | ALL | DSP_DSP |
| 8 | ALL | Reserved |
| 9 | ALL | Reserved |
| 10 | ALL | Reserved |
| 11 | ALL | Reserved |
| 12 | LATTE | DSP_AI2 |
| 13 | LATTE | Reserved |
| 14 | LATTE | Reserved |
| 15 | LATTE | Reserved |
| 16 | LATTE | Reserved |
| 17 | LATTE | Reserved |
| 18 | LATTE | Reserved |
| 19 | LATTE | Reserved |
| 20 | LATTE | Reserved |
| 21 | LATTE | Reserved |
| 22 | LATTE | Reserved |
| 23 | LATTE | Reserved |
| 24 | LATTE | Reserved |
| 25 | LATTE | Reserved |
| 26 | LATTE | Reserved |
| 27 | LATTE | Reserved |
| 28 | LATTE | Reserved |
| 29 | LATTE | Reserved |
| 30 | LATTE | Reserved |
| 31 | LATTE | Reserved |