Hardware/Memory controller: Difference between revisions
Hallowizer2 (talk | contribs) m Hallowizer2 moved page Hardware/Memory Controller to Hardware/Memory controller: sentencecase |
Add MEM_CAFE_DDR_RANGE_TOP |
||
Line 90: | Line 90: | ||
{{rld|0x0d8b42ce|16|MEM_EDRAM_REFRESH_VAL|EDRAM refresh value}} | {{rld|0x0d8b42ce|16|MEM_EDRAM_REFRESH_VAL|EDRAM refresh value}} | ||
{{rld|0x0d8b42d4|16|MEM_MEM1_COMPAT_MODE|Unknown}} | {{rld|0x0d8b42d4|16|MEM_MEM1_COMPAT_MODE|Unknown}} | ||
{{rld|0x0d8b42d6|16|MEM_CAFE_DDR_RANGE_TOP|Unknown}} | |||
{{rld|0x0d8b42d8|16|MEM_UNK|Unknown}} | {{rld|0x0d8b42d8|16|MEM_UNK|Unknown}} | ||
{{rld|0x0d8b4300|16|MEM_SEQ0_DATA|DDR SEQ0 sequential register's value to read/write}} | {{rld|0x0d8b4300|16|MEM_SEQ0_DATA|DDR SEQ0 sequential register's value to read/write}} |