301
edits
Changes
→Chip listing
Line 45:
Line 45:
|Contains two dies: the GPU and the [[Hardware/Starbuck|Starbuck]]/[[Hardware/Espresso|Espresso]]. WUP-50 contains the revised B1X SoC.
|Contains two dies: the GPU and the [[Hardware/Starbuck|Starbuck]]/[[Hardware/Espresso|Espresso]]. WUP-50 contains the revised B1X SoC.
|-
|-
−|U2-5
+|U2-U5
|Micron "2LE12" "D9PXV"
|Micron "2LE12" "D9PXV"
|[[Media:4Gb_1_35V_DDR3L.pdf|Datasheet]]
|[[Media:4Gb_1_35V_DDR3L.pdf|Datasheet]]
−|RAM (4 BGA chips) (Some models use drop-in replacement hynix RAM)
+|RAM (4 BGA chips) (some models use drop-in replacement Hynix RAM).
|-
|-
|U6
|U6
Line 58:
Line 58:
|DRH-WUP 811309G31
|DRH-WUP 811309G31
|[http://libdrc.org/docs/re/overview.html Overview]
|[http://libdrc.org/docs/re/overview.html Overview]
−|Connects the Gamepad to the SoC via 5GHz Wi-Fi and USB
+|Connects the Gamepad to the SoC via 5GHz Wi-Fi and USB.
|-
|-
|U8
|U8
Line 64:
Line 64:
|
|
|SMC. "1537EE402" is different depending on board revision.
|SMC. "1537EE402" is different depending on board revision.
+|-
+|U9
+|
+|
+|
+|-
+|U13
+|
+|
+|
|-
|-
|U14
|U14
|Panasonic "MN864718"
|Panasonic "MN864718"
|
|
−|HDMI Controller
+|HDMI controller.
|-
|-
|U17/U19
|U17/U19
Line 85:
Line 95:
|32GB [[Hardware/EMMC NAND|eMMC]] (in 8 32Gb banks). Toshiba and Hynix eMMCs were also used.
|32GB [[Hardware/EMMC NAND|eMMC]] (in 8 32Gb banks). Toshiba and Hynix eMMCs were also used.
|-
|-
−|Q1019,1024,1037
+|U23/U26-U29
+|
+|
+|USB interface ESD protection IC.
+|-
+|U56
+|
+|
+|
+|-
+|U1020
+|Sanyo/Onsemi LV5066V
+|
+|Step-down switching regulator controller.
+|-
+|U1024-U1026/U1033
+|Sanyo/Onsemi LV5065VB/LV5064VB or Rohm BD9171FUT-GE2
+|
+|DC/DC converter controller.
+|-
+|U1037
+|
+|
+|
+|-
+|U1039
+|
+|
+|
+|-
+|U1041
+|ABLIC S-6451AC-TCT1U
+|
+|Power management IC.
+|-
+|U1042
+|
+|
+|WUP-30/WUP-40 only.
+|-
+|U1044
+|
+|
+|WUP-50 only.
+|-
+|Q1019/Q1024/Q1037
|Fairchild DC4AY
|Fairchild DC4AY
|
|
|PFETs for 1v/1.15v switching regulators.
|PFETs for 1v/1.15v switching regulators.
|}
|}