Hardware/Latte IRQs

	Latte IRQs
Access
Espresso	Partial
Starbuck	Full
Registers
Base	0x0d800030, 0x0d800440
Length	0x14, 0x48
Access size	32 bits
Byte order	Big Endian
	This box: view • talk • edit

The Latte chipset contains a dual interrupt controller similar to the one found in the old Hollywood's chipset. This controller is able to route up to 64 interrupt sources to the Starbuck, the Espresso, or both. IOSU distinguishes interrupt sources common to Wood and Latte hardware (ALL) and new sources that are exclusive to the Latte (LATTE).

IRQ Sources

Bit	Group	Description
0	ALL	TMR (Timer)
0	LATTE	SD2 (SD Host Controller for eMMC)
1	ALL	FLA (NAND Interface)
1	LATTE	SD3 (SD Host Controller for Toucan)
2	ALL	AES0 (AES Engine)
2	LATTE	EHCI1 (USB Host Controller)
3	ALL	SHA0 (SHA-1 Engine)
3	LATTE	OHCI10 (USB Host Controller)
4	ALL	EHCI0 (USB Host Controller)
4	LATTE	EHCI2 (USB Host Controller)
5	ALL	OHCI0 (USB Host Controller)
5	LATTE	OHCI20 (USB Host Controller)
6	ALL	OHCI1 (USB Host Controller)
6	LATTE	SATA (SATA Controller)
7	ALL	SD0 (SD Host Controller)
7	LATTE	Unknown
8	ALL	SD1 (802.11 Wireless)
8	LATTE	AES1 (AES Engine for AESS)
9	ALL	Reserved
9	LATTE	SHA1 (SHA-1 Engine for SHAS-1)
10	ALL	GPIPPC (Latte GPIOs for Espresso)
10	LATTE	Unknown
11	ALL	GPIIOP (Latte GPIOs for Starbuck)
11	LATTE	GPU7_GC
12	ALL	DBGINT
12	LATTE	IOP2X
13	ALL	VIPIWR
13	LATTE	PRIMARY_I2C (for Espresso)
14	ALL	SIEMU
14	LATTE	SECONDARY_I2C (for Starbuck)
15	ALL	SYSRSTB
15	LATTE	Reserved
16	ALL	VIVSYNC
16	LATTE	Reserved
17	ALL	Power button
17	LATTE	Reserved
18	ALL	DI
18	LATTE	Reserved
19	ALL	Reserved
19	LATTE	Reserved
20	ALL	EXI
20	LATTE	Reserved
21	ALL	Reserved
21	LATTE	Reserved
22	ALL	Reserved
22	LATTE	Reserved
23	ALL	Reserved
23	LATTE	Reserved
24	ALL	Reserved
24	LATTE	Reserved
25	ALL	Reserved
25	LATTE	Reserved
26	ALL	Reserved
26	LATTE	IPC_PPC2 (Espresso CPU2)
27	ALL	Reserved
27	LATTE	IPC_IOP2 (Starbuck CPU2)
28	ALL	SATA Controller (DBGINT only?)
28	LATTE	IPC_PPC1 (Espresso CPU1)
29	ALL	Reserved
29	LATTE	IPC_IOP1 (Starbuck CPU1)
30	ALL	IPCPPC (Espresso in compat mode)
30	LATTE	IPC_PPC0 (Espresso CPU0)
31	ALL	IPCIOP (Starbuck in compat mode)
31	LATTE	IPC_IOP0 (Starbuck CPU0)

Register List

Each CPU has an independent set of control registers and this set is subdivided into two main blocks: one for Wood and Latte hardware and another exclusive to Latte hardware. The subset used for Latte is further subdivided as a SMP block that serves the 3 PPC cores and the ARM core.

Wood block

Wood block
Address	Bits	Name	Description
0x0d800030	32	HW_PPCINTSTS	Triggered IRQs for the PPC core in vWii
0x0d800034	32	HW_PPCINTEN	Allowed IRQs for the PPC core in vWii
0x0d800038	32	HW_IOPINTSTS	Triggered IRQs for the ARM core in vWii
0x0d80003c	32	HW_IOPIRQINTEN	Allowed IRQs for the ARM core in vWii
0x0d800040	32	HW_IOPFIQINTEN	Allowed FIQs for the ARM core in vWii

Latte block

Latte block - PPC core 0
Address	Bits	Name	Description
0x0d800440	32	LT_PPC0INTSTSALL	Triggered IRQs for PPC core 0 (Wood and Latte)
0x0d800444	32	LT_PPC0INTSTSLATTE	Triggered IRQs for PPC core 0 (Latte only)
0x0d800448	32	LT_PPC0INTENALL	Allowed IRQs for PPC core 0 (Wood and Latte)
0x0d80044c	32	LT_PPC0INTENLATTE	Allowed IRQs for PPC core 0 (Latte only)

Latte block - PPC core 1
Address	Bits	Name	Description
0x0d800450	32	LT_PPC1INTSTSALL	Triggered IRQs for PPC core 1 (Wood and Latte)
0x0d800454	32	LT_PPC1INTSTSLATTE	Triggered IRQs for PPC core 1 (Latte only)
0x0d800458	32	LT_PPC1INTENALL	Allowed IRQs for PPC core 1 (Wood and Latte)
0x0d80045c	32	LT_PPC1INTENLATTE	Allowed IRQs for PPC core 1 (Latte only)

Latte block - PPC core 2
Address	Bits	Name	Description
0x0d800460	32	LT_PPC2INTSTSALL	Triggered IRQs for PPC core 2 (Wood and Latte)
0x0d800464	32	LT_PPC2INTSTSLATTE	Triggered IRQs for PPC core 2 (Latte only)
0x0d800468	32	LT_PPC2INTENALL	Allowed IRQs for PPC core 2 (Wood and Latte)
0x0d80046c	32	LT_PPC2INTENLATTE	Allowed IRQs for PPC core 2 (Latte only)

Latte block - ARM core
Address	Bits	Name	Description
0x0d800470	32	LT_IOPINTSTSALL	Triggered IRQs for ARM core (Wood and Latte)
0x0d800474	32	LT_IOPINTSTSLATTE	Triggered IRQs for ARM core (Latte only)
0x0d800478	32	LT_IOPIRQINTENALL	Allowed IRQs for ARM core (Wood and Latte)
0x0d80047c	32	LT_IOPIRQINTENLATTE	Allowed IRQs for ARM core (Latte only)
0x0d800480	32	LT_IOPFIQINTENALL	Allowed FIQs for the ARM core (Wood and Latte)
0x0d800484	32	LT_IOPFIQINTENLATTE	Allowed FIQs for the ARM core (Latte only)

Register descriptions

LT_PPCxINTSTSALL (0x0d800440/0x0d800450/0x0d800460)
	310
Access	R/Z

This register contains the 32 IRQ flag bits for the Espresso. These are set by the hardware. To clear a flag, write 1 to it.

LT_PPCxINTSTSLATTE (0x0d800444/0x0d800454/0x0d800464)
	310
Access	R/Z

This register contains the 32 IRQ flag bits for the Espresso. These are set by the hardware. To clear a flag, write 1 to it.

LT_PPCxINTENALL (0x0d800448/0x0d800458/0x0d800468)
	310
Access	R/W

This register contains the 32 IRQ mask bits for the Espresso. If a bit is set, then the corresponding flag bit will cause Processor Interface IRQ #12 to be generated.

LT_PPCxINTENLATTE (0x0d80044c/0x0d80045c/0x0d80046c)
	310
Access	R/W

This register contains the 32 IRQ mask bits for the Espresso. If a bit is set, then the corresponding flag bit will cause Processor Interface IRQ #12 to be generated.

LT_IOPINTSTSALL (0x0d800470)
	310
Access	R/Z

This register contains the 32 IRQ flag bits for the Starbuck. These are set by the hardware. To clear a flag, write 1 to it.

LT_IOPINTSTSLATTE (0x0d800474)
	310
Access	R/Z

This register contains the 32 IRQ flag bits for the Starbuck. These are set by the hardware. To clear a flag, write 1 to it.

LT_IOPIRQINTENALL (0x0d800478)
	310
Access	R/W

This register contains the 32 IRQ mask bits for the Starbuck. If a bit is set, then the corresponding flag bit will cause the IOP IRQ to be asserted.

LT_IOPIRQINTENLATTE (0x0d80047c)
	310
Access	R/W