147
edits
Changes
Jump to navigation
Jump to search
Add IRQ controller info
Line 2:
Line 2:
| ppcirq = ???+
+
+
+
+
+
| arm = Full
| arm = Full
| base = 0x0d160000
| base = 0x0d160000
−| len = 0x10000
+| len = 0x808
| bits = 32
| bits = 32
−| latteirq = 6 (LT), 28 (ALL)
−| latteirq = ???
}}
}}
−The Wii U has a mostly standard AHCI 1.2 SATA controller onboard. It identifies as having two ports (0 and 1) running at 3Gbps. In retail systems, the disc drive is connected to port 0; while port 1 is disconnected. Unused code in IOS-BSP indicates that port 7 may be present on non-retail units.
+The Wii U has a mostly standard AHCI 1.2 SATA controller onboard. It identifies as having two ports (0 and 1) capable of 3Gbps. In retail systems, the disc drive is connected to port 0; while port 1 is disconnected.
−In terms of hardware registers; the controller lines up with the specification starting at address 0x0D160400; that is; the first Generic Host Control register (Host Capabilities) resides at 0x0D160400. On a retail console, this register reads out 0x7720FF81.
+In terms of hardware registers; the controller lines up with the specification starting at address 0x0D160400; that is; the first Generic Host Control register (Host Capabilities) resides at 0x0D160400. On a retail console, this register reads out 0x7720FF81. The controller is not entirely standard, however - only 6 ports worth of MMIO space has been allocated, after which a custom set of interrupt control registers exist.
+== Interrupts ==
+The Wii U's SATA controller uses custom interrupt routing "in front" of the standard AHCI mechanism. The IOSU masks and acknowledges IRQs in both the custom registers and the standard ones - it appears an IRQ must be enabled in both the AHCI registers and the custom IRQ controller for it to be delivered to the {{hw|Latte IRQ Controller}} (LT #6).
+{| style="border: 1px solid #bbb; border-collapse: collapse; background-color: #eef; padding: 0.2em 0.2em 0.2em 0.2em;" border="1" cellpadding="2"
+|- style="background-color: #ddd;"
+! IRQ
+! Description
+|-
+| 0 || Unknown (disc inserted?)
+|-
+| 1 || Unknown
+|-
+| 3 || AHCI Port 0 IRQ
+|-
+| 5 || AHCI Port 1 IRQ
+|-
+|}
+The SATA controller also owns Latte IRQ ALL #28. It's unknown what this is used for, but an IOSU debug string suggests it can deliver spurious "DBGINT"s in some situations.
== Registers ==
== Registers ==
* The generic host control registers start at 0x0D160400.
* The generic host control registers start at 0x0D160400.
* The port registers start at 0x0D160500.
* The port registers start at 0x0D160500.
−* There appears to be a non-standard set of interrupt control registers after the main AHCI register area.
+* The port registers *finish* at 0x0D160800, while the AHCI spec requires them to end at 0x0D161100.
+{{regsimple|SATA_HCCFG_INT_REG|addr=0x0d160800|bits=32|access=R/W}}
+This register contains the IRQ flag bits. These are set by the hardware. To clear a flag, write 1 to it.
+{{regsimple|SATA_HCCFG_INTMSK_REG|addr=0x0d160804|bits=32|access=R/W}}
+This register contains the IRQ mask bits. If a bit is set, then the corresponding flag bit will cause Latte IRQ LT #7 to be asserted.
== ATAPI commands ==
== ATAPI commands ==