Line 73:
Line 73:
| 16 || ALL || I/O || NDEV_LED || Development unit's LED (devkit only).
| 16 || ALL || I/O || NDEV_LED || Development unit's LED (devkit only).
|-
|-
ā
| 16 || ALL || OUT || DEBUG0 || Debug Testpoint.
+
| 16 || ALL || OUT || DEBUG0 || Debug Testpoint (TP50).
|-
|-
ā
| 17 || ALL || OUT || DEBUG1 || Debug Testpoint.
+
| 17 || ALL || OUT || DEBUG1 || Debug Testpoint (TP51).
|-
|-
ā
| 18 || ALL || OUT || DEBUG2 || Debug Testpoint.
+
| 18 || ALL || OUT || DEBUG2 || Debug Testpoint (TP52).
|-
|-
ā
| 19 || ALL || OUT || DEBUG3 || Debug Testpoint.
+
| 19 || ALL || OUT || DEBUG3 || Debug Testpoint (TP53).
|-
|-
ā
| 20 || ALL || OUT || DEBUG4 || Debug Testpoint.
+
| 20 || ALL || OUT || DEBUG4 || Debug Testpoint (TP55).
|-
|-
ā
| 21 || ALL || OUT || DEBUG5 || Debug Testpoint.
+
| 21 || ALL || OUT || DEBUG5 || Debug Testpoint (TP54).
|-
|-
ā
| 22 || ALL || OUT || DEBUG6 || Debug Testpoint.
+
| 22 || ALL || OUT || DEBUG6 || Debug Testpoint (TP48).
|-
|-
ā
| 23 || ALL || OUT || DEBUG7 || Debug Testpoint.
+
| 23 || ALL || OUT || DEBUG7 || Debug Testpoint (TP49).
|-
|-
| 24 || ALL || OUT || AV1I2CClock || A/V Encoder (#1) IĀ²C Clock.
| 24 || ALL || OUT || AV1I2CClock || A/V Encoder (#1) IĀ²C Clock.
Line 200:
Line 200:
{{regsimple2|LT_GPIO_OWNER|addr=0x0d80055c|bits=32|split=24|access=R/W}}
{{regsimple2|LT_GPIO_OWNER|addr=0x0d80055c|bits=32|split=24|access=R/W}}
These registers work identically to those used for the first GPIO group.
These registers work identically to those used for the first GPIO group.
+
+
== Debug pins ==
+
The following debug pins are located on the bottom of the mainboard. The numbers represent DEBUG0 - DEBUG7 from the pin connection list above.<br>
+
[[File:Wiiu_debug_pins.png|400px]]