28
edits
Changes
no edit summary
Line 1:
Line 1:
{{Infobox MMIO
{{Infobox MMIO
| arm = Full
| arm = Full
−| base = 0x0d8b0000
+| base = 0x0d8b4000
| len = ???
| len = ???
−| bits = 32
+| bits = 16
| ppcirq = ???
| ppcirq = ???
| latteirq = ???
| latteirq = ???
Line 9:
Line 9:
== Register List ==
== Register List ==
{{reglist|Memory Controller}}
{{reglist|Memory Controller}}
−{{rld|0x0d8b080c|16|MEM_AMN_RDBIMASK|Unknown}}
+{{rld|0x0d8b4026|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b0854|16|MEM_UNK1|Unknown}}
+{{rld|0x0d8b4200|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b4226|16|MEM_SELF_REFRESH_MODE|Unknown}}
+{{rld|0x0d8b4210|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b4228|16|MEM_FLUSHREQ|AHB flush request}}
+{{rld|0x0d8b4212|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b422a|16|MEM_FLUSHACK|AHB flush ack}}
+{{rld|0x0d8b4214|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b42c4|16|MEM_WRITE_SEQ_VAL|Unknown}}
+{{rld|0x0d8b4216|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b42c6|16|MEM_WRITE_SEQ_ADDR|Unknown}}
+{{rld|0x0d8b4218|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b42cc|16|MEM_EDRAM_REFRESH_CTRL|Unknown}}
+{{rld|0x0d8b421a|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b42ce|16|MEM_EDRAM_REFRESH_VAL|Unknown}}
+{{rld|0x0d8b421c|16|MEM_UNK|Unknown}}
−{{rld|0x0d8b42d4|16|MEM_MAP_COMPAT_MODE|Unknown}}
+{{rld|0x0d8b4226|16|MEM_REFRESH_FLAG|Unknown}}
−{{rld|0x0d8b4300|16|MEM_WRITE_SEQ0_VAL|Unknown}}
+{{rld|0x0d8b4228|16|MEM_FLUSH_MASK|Mask of the AHB connected client to flush memory to/from}}
−{{rld|0x0d8b4302|16|MEM_WRITE_SEQ0_ADDR|Unknown}}
+{{rld|0x0d8b422a|16|MEM_FLUSH_ACK|AHB memory flushing acknowledged state}}
+{{rld|0x0d8b4268|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b426a|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b426c|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b426e|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4270|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4272|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4274|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4276|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4278|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b427a|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b427c|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b427e|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4280|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4282|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b42a6|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b42b4|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b42b6|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b42ba|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b42c0|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b42c2|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b42c4|16|MEM_SEQ_REG_VAL|DDR sequential register's value to read/write}}
+{{rld|0x0d8b42c6|16|MEM_SEQ_REG_ADDR|DDR sequential register's address to read/write}}
+{{rld|0x0d8b42cc|16|MEM_EDRAM_REFRESH_CTRL|EDRAM refresh settings}}
+{{rld|0x0d8b42ce|16|MEM_EDRAM_REFRESH_VAL|EDRAM refresh value}}
+{{rld|0x0d8b42d4|16|MEM_MEM1_COMPAT_MODE|Unknown}}
+{{rld|0x0d8b42d8|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4300|16|MEM_SEQ0_REG_VAL|DDR sequential register's value to read/write}}
+{{rld|0x0d8b4302|16|MEM_SEQ0_REG_ADDR|DDR sequential register's address to read/write}}
+{{rld|0x0d8b4400|16|MEM_BLOCK_MEM0_CFG|MEM block protection configuration for MEM0}}
+{{rld|0x0d8b4402|16|MEM_BLOCK_MEM1_CFG|MEM block protection configuration for MEM1}}
+{{rld|0x0d8b4404|16|MEM_BLOCK_MEM2_CFG|MEM block protection configuration for MEM2}}
+{{rld|0x0d8b4406|16|MEM_BLOCK_ERROR_ADDR_LOW|MEM block protection violation's address (low)}}
+{{rld|0x0d8b4408|16|MEM_BLOCK_ERROR_ADDR_HIGH|MEM block protection violation's address (high)}}
+{{rld|0x0d8b440e|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b442a|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b442c|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b44c4|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4472|16|MEM_BLOCK_ERROR_CID|MEM block protection violation's client ID}}
+{{rld|0x0d8b4474|16|MEM_BLOCK_ERROR|MEM block protection violation's state}}
+{{rld|0x0d8b4494|16|MEM_UNK|Unknown}}
+{{rld|0x0d8b4492|16|MEM_UNK|Unknown}}
|}
|}
== Register Details ==
== Register Details ==